VHDL training + PCB design

VHDL training Details-

Course objectives: This course is about the design of digital systems using a hardware description language, VHDL.

Define a hardware design utilizing the three basic VHDL modeling styles: data flow, structural, and behavioral.

Define and utilize a VHDL test bench for validation of a component design.

Explain the importance of separating vendor specific components from generic design components at the highest level of design abstraction.

Design and implement a complex state machine utilizing VHDL.

Describe the fundamental architecture of a standard Complex Programmable Logic Device.

Describe the fundamental architecture of a standard Field Programmable Logic Device.

Describe the advantages and disadvantages associated with the use of CPLDs and FPGAs.

Design and build a complex hardware system utilizing a CPLD/FPGA.

Prerequisites: Minimal knowledge of computer logic design. The students who do not have the background can still take the course, but they should be prepared to spend additional time for learning them using the additional materials provided by the instructor.

Introduction to VHDL
VHDL Basics
History of VHDL
Alternative modeling styles
Data type
Standard numeric package
Process basi
Test benches
Simulations tools
Synchronous design
State machines
Virtual synthesis
Subprograms: functions and procedures
External input/output
Blocks and packages
Components/for-generate/generic entities
Complex Programmable Devices or CPLDs
Field Programmable Devices or FPGAs
Fundamentals of CPLD hardware design

Basics of digital design

Design of combinational functional blocks (e.g. decoders, multiplexers, adder, multipliers, etc.)

Design of sequential functional blocks (e.g. registers, counters, etc.)

Design of Memory elements

Building simple and pipelined datapaths (ALU, register file and their interconnection paths)

Sequencing and control — hardwired control and microprogrammed control,

Single-cycle computer, multi-cycle computer, a pipelined computer design

VHDL training Ludhiana, VHDL punjab

Training on FPGA
Open Source Software
Synthesis Programming
Six weeks Robotics Training using VHDL
Corporate Training



VHDL operator

VHDL modeling

PCB Design Syllabus


Building parts and symbols
Creating a new project
Creating multi-sheet flat designs
Copying work between projects
Assigning reference designators
Design checking
Adding intersheet signal references
Creating a Bill of Materials and other reports
Adding part and net properties
Creating a netlist for ORCAD Layout
Module 1
Introduction to CADANCE / ORCAD Software.
Getting started with Orcad Capture
Learn about user interface.
Learn about different tools of Orcad Capture
Learn about Design Preparation.
Buildingsimple Schematics.
Building multiple page schematics.
Module 2
Assigning reference designator (Annotation)
Design Rule checking (DRC error)
Creation Bill Of Materials for design
Creation of Pdf Documentation of Design
Module 3
Introduction to parts/symbol library
Accessing to default library
Creating Parts & Symbol
Preparing the design for layout (Net listing

OrCAD PCB Editor


Module 1:Library Development
Introduction to various DIP and Surface mount Component.
Learn about design preparation (libraries/Footprints).
PADstack Designing.
Creation of Footprints for DIP and SMD Devices.
Module 2:Getting Started
Getting started wi_ __ Allegro PCB Editor.
Preparation of board for layout using board wizard.
Learn about user interface.
Defining parameter of board (Constraint Manager).
Learn about different tools of Orcad/Allegro PCB Editor
Module 3: Logic Import, Design Rules and Component Placement
Net listing/logic import from schematic to PCB
Component Placement
Module 4: Routing, Glossing and Copper Areas
Introduction to manual routing
Introduction to different parameter of perfect routing
Finishing of routing (Glossing, unmitter)
Introduction to copper pour for power plane.
Checking the status of routing.
Module 5: Post Processing and ManufacturingOutput
Assigning specific text (silkscreen) to design
Creating report of design.
Creating manufacturing data (GERBER) for design
Plotting of layout design for home production
Creating Pdf documentation of design.
Module 6: Keys factor for reducing noise in PCB
Key factor for routing power track (VCC & GND).
Reducing Crosstalk effect.
Reducing EMI effect

You may also like...

Leave a Reply

Your email address will not be published. Required fields are marked *